The implementation of high-k gate stacks has enabled further scaling in CMOS technology. However it is still challenging due to increased number of trap densities appeared at the high-k interface or in the bulk, mobility degradation and enhancement in the level of low-frequency noise [1]. Previously low-frequency noise in devices with PtSi Schottky-barrier source/drain contacts were studied [2]. In this work the lowfrequency noise characterization of MOSFETs with high-k LaLuO 3 dielectric and TiN gate is presented. The devices were fabricated on an SOI substrate thinned down to 30 nm by sacrificial dry oxidation and HF wet etching. Active areas were patterned through MESA etching. The process was continued with an optional growth of a 5 nm layer of thermal oxide on the wafers. The high-k LaLuO 3 dielectric was deposited by MBE (t LaLuO3 =6 nm) and the metal TiN gate by sputtering (t TiN =20 nm). This was followed by in-situ deposition of phosphorus doped poly-Si with t poly =150 nm. For the reference wafer, the high-k deposition was skipped. PtSi Schottky-barrier source/drain with Boron and Arsenic implantation was carried out for pMOSFETs and nMOSFETs respectively. In the next step, RTA at 700º C was performed for dopant segregation at the PtSi/Si interface. The fabrication process was finalized by metallization and FGA (10% H 2 in N 2 at 400º C for 30 min). The noise measurements were performed on devices with different gate length (L G = 0.35 to 1 µm) and width (W G =10 to 50 µm) and at different biasing points in the linear (V DS =50 mV) and saturation (V DS =1 V) region of operation. This was feasible using a Programmable Biasing Amplifier (PBA) with a low noise external power supply. The drain current noise power spectral density of a short n-type device with LaLuO 3 /TiN gate is depicted in Fig. 1 . The noise behavior of a high-k nMOSFET is compared with the same area device on the reference wafer in Fig. 2 . The upward slope of the two curves verifies the gate bias dependence of lowfrequency noise in both devices but due to different curve slopes, different sources of noise is expected to be involved. An elevated level of noise is obtained for high-k MOSFET. This could be due to the increased number of trap densities in high-k devices, mobility degradation or a correlation. However a 5 nm thick interfacial SiO 2 layer is placed below the high-k layer in order to diminish the noise magnitude. The proportionality of S ID /I D 2 to I D of high-k nMOSFETs is displayed in Fig. 3 and Fig. 4 for different geometries and different drain bias points. Fig. 3 clearly shows that the noise level is scaled with drain voltage which was predictable. Additionally it shows a slight roll-off at high drain currents in the linear region curve which is likely to be originated from the influence of the transconductance (S ID =gm 2 S VG ). In the geometry point of view, the results indicate a higher noise level for the smallest device. Based on these figures, it seems that the source of noise at high drain voltages is most probably mobility fluctuations since the noise power is compatible with the Hooge model. However the results in the linear region suggest that a correlated noise model can be considered more reasonable [3]. According to the mobility behavior of these devices shown in Fig. 5 , the high-k wafer has a considerably lower mobility comparing to the reference wafer. This is a result of additional phonon scattering present in high-k devices and suppressed effective field due to higher EOT. At low electric field Coulomb scattering could be a dominant factor in mobility degradation in high-k devices. This is in agreement with the results as the slope appeared in the beginning of the curves is less steep for the high-k wafer.
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In conclusion, the low-frequency noise in high-k LaLuO 3 /TiN MOSFETs has been characterized. Mobility degradation and increased noise was observed in devices with high-k dielectric. The noise measurement results suggest that 1/f noise can be modeled by Hooge model at high drain voltages while a correlated model will more likely hold true at low drain voltages. Further studies include noise measurements on high-k devices without the 5 nm interfacial layer, p-type devices, gate current noise, investigation of the Coulomb scattering parameter and charge pumping measurements. 
